Abstract-A new n-MOS LDD-like device structure (the J-MOS transistor) is proposed. 11,s design, simulation, and fabrication are studied in this paper. n-channel MOSFET's with Le, below 2 pm suffer from high-field effects that must be overcome to secure reliable 5-V operation. LDD structures alleviate these effects, but their reliability is better than that of conventional MOSFET's only if the n-regions have a peak doping density above 1 X 10'' ~m -~. To overcome this limitation and to allow constant voltage scaling for devices into the submicrometer regime, the J-MOS structure uses a series drain JFET to drop part of the supply voltage. Both 2-D device simulations and experimental results are presented to demonstrate the operation of this device and its potential for applications requiring reliable submicrometer device operation under maximum supply voltage. The major experimental findings are that the J-MOS structure can sustain 5-V operation even for submicrometer effective channel lengths. As has been the case with all LDD-like structures, improved device reliability has been achieved at the expense of some performance. However, the advantages of keeping 5-V operation in micrometer-sized devices may outweigh this performance loss.
I. INTRODUCTION P
AST EXPERIENCE in MOSFET scaling has shown that device design has proceeded under constraints other than those suggested by constant electric field scaling principles [l] . Alternative scaling approaches [2]- [4] have been used instead, which have allowed continued scaling under constant supply voltage. The shrinking of device dimensions while keeping supply voltage constant offers circuit and system performance advantages, in addition to compatibility with the established 5-V standard. This leads inevitably to higher electric fields inside the active regions of the transistors. The operation of micrometer and submicrometer MOSFET's in the presence of high-field effects has called for innovation in their design so that acceptable device punchthrough voltage and long-term device reliability are maintained as MOSFET's are scaled. In particular, several LDD-like drain structures with the schematic cross sections of Fig. 1 have been studied and compared for use in VLSI circuits as substitutes for the conventional n+ As drain. Careful engineering of the drain region in n-channel devices is more important than in p-channel devices because electrons in Si Manuscript received April 1, 1986; revised July 18, 1986 . This work was partially supported by DARPA under Contract MDA903-84-K-0062. S . Bampi was supported under a scholarship from CNPq-Brazilian Research Council.
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IEEE Log Number 8610700. have a higher impact ionization rate, a lower energy barrier to injection into the oxide at the Si-.Si02 interface, and experience drift velocity saturation a.t smaller fields than holes. High-field effects are then much more harmful to n-channel device performance and reliability. Since device degradation [5]-[8] is related to he:ating of carriers as they traverse regions of field strength in excess of 100 kV/cm, reducing electric fields at the drain end of the channel is crucial in n-channel devices. ILDD designs for submicrometer p-channel devices have also been proposed [9] , mostly for reasons of punchthrough prevention.
In both the LDD FET [lo]-[20] and the graded S/D [21]- [27] or double-diffused drain (DDD) n-channel structures of Fig. 1 , the narrow n-regions that are introduced between the channel and the n' source-drain are designed to spread the high electric field at the drain into the n-region. Other device structures using a non-selfaligned separate gate, buried channel, or lightly doped S/D have also been proposed [28] - [32] . The reduction and/or spreading of the peak E-field in self-aligned LDDlike structures normally results in an increased reliability insofar as hot-electron-induced instabilities are concerned. However, if the n-surface doping (Ns) is too light, i.e'., Ns < lo'* ~m -~, the LDD FET's can actually exhibit poorer reliability than conventional arsenic-doped n+ S/D transistors in addition to increased series resistance. This LDD related degradation has' been shown to be caused by hot-carrier injection into the sidewall oxide region [33] -1361. This is shown as process (2) in Fig. 2 ,. It leads to excessive series resistance and degradation rates faster than conventional designs [33] , [%I. At an optimum n-doping level, process (1) inate as the longitudinal E-field peaks under the gate. l'he n-resistive region of optimized LDD FET's spreads and reduces the peak value of the longitudinal electric -1kld along the channel length, but the nregion under the sidewall oxide must still remain undepleted for the a1 :Irementioned reliability reasons. While peak substrate :urrent is usually reduced with a lighter n-dose, charac :leristics of LDD devices can deteriorate more rapidly with n-doses < l O I 3 cmW2 [20] , [33] , [34] , [36] , [37] . Optimum LDD designs have been studied extensively, and for practical junction depths and S/D anneal temreratures, the optimum Ns is 1-2.5 X 1OI8 cmW3 [20] , l?i8], or, alternatively, the optimum n-dose is C= 1-2 X 1 OI3 cm-' for "inside" LDD's of the type shown in Fi 2 . 1 [36] , [39] , [40] . Other studies have proposed that a b :tter Zs, , and device degradation trade-off for "inside" LIlD's occurs with either a moderately doped (4-10 X 1013 CI ;I,-~) phosphorus n-region E411 or with an As/P graded n region [42] . Other studies have suggested optimum n-implant doses of =5-20 X 1013 cm-2 for both "outs de" LDD's ( Fig. l(d) ), [43] , and DDD MOSFET's ( Fig. .(b) ) [40] , [44] . Analytical models [45] , [46] have prectcted breakdown voltage improvements of less than 2 and 1 V for D.DD and "inside" LDD devices, respectively, for the range of optimum n-doping levels given above.
JMOS DEVICE STRUCTURE
In the search for reliable VLSI MOSFET's one skould recognize the importance of both reducing high field(; inside the device, and also keeping high fields as far ;way as possible from the most sensitive MOSFET rc.gion which is the Si-Si02 interface. Most device instabiii.ties are the result of damage to the gate oxide. In the JliET-MOSFET (JMOS) structure that we have proposed [8471, shown in Fig. 3 , one seeks to keep the field peak iway from the region under the gate, and at the same time Force the electron current below the surface in the critical lhigh field region near the drain. This should have the eff<xt of minimizing hot-carrier trapping in the gate or sidl1:wall spacer Si02 regions. Other authors have also showrl that LDD's can perform more reliably'by diverting the 1:Ihanne1 current away from the SiOz interface in the high field drain region. Techniques proposed to accomplish thi13 include either a buried-channel device with a lightly ( .oped If a more reliable device structure can be designed, then an increase in power supply voltage or a reduction in MOSFET channel length at a given voltage to achieve a performance enhancement is possible. The proposed structure in Fig. 3 has a short-channel JFET at the drain end. The JFET physically occurs because of the presence of a pf region acting as the JFET gate above the n-drain region (Fig. 3) . The pf implant connects electrically to the substrate by overlapping the channel stop implant in the transverse direction. The circuit model for such device is shown in Fig. 4 . The JFET under the sidewall oxide is fully merged into the MOSFET structure and does not require extra silicon area. It does require a minimum of one extra mask in the process.
DEVICE SIMULATION
The JMOS circuit model of Fig. 4 was simulated using SPICE and the transfer function VDi versus VD is plotted in Fig. 5 , where V,, is the JFET threshold voltage, VDi is the effective drain bias on the intrinsic MOSFET, and VD is the externally applied drain bias. The HPSPICE MOS-FET level 3 and JFET model parameters w e d are listed in Table I . The simulation suggests that by appropriately choosing the JFET pinchoff voltage Vp, the device designer can limit the maximum drain bias across the surface-channel MOSFET. Thus, the JMOS device provides Saturated drain conductance a means of minimizing hot-carrier problems imposed by constant voltage scaling [7] , since the series JFET can be designed to support part of the drain supply. When the MOSFET channel is conducting current, the inequality
holds, where Vp is the JFET region pinchoff voltage, and 4 b i is the p+-n-junction built-in potential. In practical designs Vp, VTJ, and VsUB are S O .
Limiting VDi could also be accomplished, of course, by reducing the supply voltage. However, this has important drawbacks since such a reduction leads to compatibility problems, to smaller noise margins in circuits, and to reduced (VGS -VT) MOSFET drive. Less gate drive offen implies slower circuits. The presence of a series drain JFET in the JMOS device allows the full supply to be used on the V, and VG terminals, while the internal voltage of the MOSFET drain is reduced. Conventionally designed micrometer-sized n-MOSFET's in fact need drain biases of less than 3 V in order for the channel current to saturate in the practical range 0 < ( VGS -VT) < 5 V , as shown in Fig. 6 . This is simply the effect of saturation of the channel electron average velocity ( u ) . Submicrometer devices operating in this saturated velocity regime will have a drain saturation current given by
where ( u ) = usat (the optical phonon scattering limited drift velocity for bulk transport).
The drain JFET device, once it pinches off, limits the JMOS current approximately to its first order pinchoff limit Zp [51] (
where n(2 < n < 3) accounts for the nonuniform doping 
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the saturated JFET limits the current in the device to the value of Zp( VGs) given by (3). For the simulated devicc of Fig. 8 , VTJ = -1.6 V, VDs = 5 V, VSuB = 0 V. 'Ihe JFET pinchoff region then supports most of the 5-V d:lain bias on this particular JMOS design, while the surjalce channel MOSFET supports less than 1 V. As suggef,ted by the simulated potential contours under the Si02-Si Interface, and as we shall demonstrate experimentally, his will result in a large reduction in impact ionization urltler the MOSFET gate compared to a conventional de\, ice structure. The electron and net donor densities, and the electrostatic potential along the Si-Si02 interface in the JMOS device are shown in Fig. 9(a) and Fig. 9(b) , .-espectively . The peak longitudinal E-field at the gate Sifl12-Si interface is kept below 5 X lo4 V/cm, which is 'me order of magnitude smaller than typical peak fields at the drain end of pinched off conventional MOSFET's [5tlI]-PISCES simulated Z-Vcharacteristics are shown in E.':ig. 10 for the device of Fig. 8 . In this JMOS device the 01 (set of saturation is independent of VGs since the drain JFET pinches off at the drain voltages for which ( 5 ) is an eqr.Ia1-ity. In this case the JFET operates as a current-1imit:ing device fully merged into the LDD region. Fig. 11 . This effect is quite easily seen in Fig. 8 as the drain field encroaches under the entire length of the p+ JFET gate. Fig. 12 shows the same device under bias conditions that turn the JMOSFET off through the application of substrate bias, while the MOSFET surface is strongly inverted. In the case illustrated, VGs = V,, = 5 V and ( VsUB -V,,) I V,,, i.e., the drain JFET region is OFF and the MOSFET is ON. Thus, it is possible to turn off all JMOSFET's on a chip through appropriate substrate bias.
These device simulations have demonstrated the basic operation of the device. A variety of such simulations were used to suggest structural variations to optimize device performance. Control over the encroachment of high fields under the gate of the MOSFET can be achieved through proper design of the LDD region by adjusting the pinchoff voltage of the JFET region Vp to maximize device current drive while keeping short-channel effects and hot-carrier injection into the gate oxide under tolerable limits.
IV. DEVICE FABRICATION
The fabricatiqn process used is a standard 2-pm n-MOS process using LOCOS isolation, a 400-A gate oxide, and n+ polysilicon gates. The starting material was ( loo), 20-254 * cm boron-doped silicon. A 900-A Si3N4 on 400-A Si02 mask was used during the local oxidation. The boron field implant dose was 1.5 X 1013 cm2 at 120 keV. The field oxidation was done in steam at 1000°C for 200 min.
Both conventional n-MOS devices and LDD n-MOS devices with five different variations in the source-drain regions were fabricated side by side, to test experimentally the JMOS device alongside the other better known LDD-MOSFET's. The major JMOS fabrication steps are shown in Fig. 13 . By suitable combinations of the masked implants, all drain structures, including symmetrical JMOS and larger geometry JFET's, were fabricated side by side on the same chip. The asymmetric JMOS structure of Fig. 3 can be fabricated with only one extra masking step in addition to the conventional NMOS process if one were to choose an LDD-type source structure and a drain JFET structure. Lightly doped source structures should either be doped above 5 X 10l8 cm-3 or be avoided altogether if transconductance reduction due to series source resistance [59]-[62] is to be kept low. Lighter doping levels are necessary on the drain, however, if one seeks to reduce the drain high field problem. In tlhis work, three different n-phosphorus implant doses were used. Simulated surface concentrations for the n-region were 8 X cmP3 for a low-Vp JFET, 2 X 10" cmP3, and 3 X 10" cmP3 for higher Vp JFET's, after a 1050°C 60-min drive-in of the phosphorus implant. A shallow 100-keV pf BF, implant followed to form the substrate-connected JFET gate on the JMOS devices. The 1050°C anneal assured sufficient lateral diffusion of the n-implant to guarantee merging of the surface MOSFET channel and the JFET channel after the p+ and n+ implant anneals that followed. LDD region definition was done with a conventional sidewall spacer technology [63]-[64] by depositing 8000-f\ LPCVD oxide, followed by a 9OO0C/30 min oxide densification and oxide plasma etcp. Final sidewall oxide spacer widths of 4100 to 4600 A were obtained. Subsequently, a conventional n+ As S/D implant and a 9OO0C/30 min anneal followed. SUPREM-111 simulated profiles after all anneals for the high-Vp and low-Vp JFET designs, as well as for the n+ As drain profile are shown in Fig. 14. Final MOSFET channel region boron surface concentration was 1.3 X 10l6 ~m -~. Table I1 summarizes the relevant parameters for the two JMOS designs to be mentioned. 
V. EXPERIMENTAL RESULTS

A . I-V Characteristics
TABLE I1
. . .
PROCESS PARAMETERS PARAMETER
Cow V, Process a conventional MOSFET of the same drawn gate length in Fig. 16 . The JMOS effective channel length is ~0 . 2 pm shorter than its conventional counterpart on the same chip. At large VGs the value of Zp given by ( 3 ) saturates to a value I,,,, experimentally determined for devices with Lgate = 2 pm. This saturated value of the JMOS IDS for VsUB = 0 V, VGs = VDs = 5 V is lp = 24 pA/,um, and it is practically independent of MOSFET intrinsic channel length or polysilicon gate bias so that the JFET acts as a current limiter in the device structure. This value compares reasonably well with the simulated value ZDs,,, = 37 ,uA/,um for a slightly narrower sidewall spacer, and hence a shorter JFET length. The degree of current limiting by the JFET in this low-Vp design is more than what would be desired in an actual VLSI application but its characteristics are shown here to illustrate the JFET action as the two active devices are merged.
The ZDs-VDs characteristics of JMOSFET's with higher Vp are compared to their conventional counterparts on the same chip in Figs the high-Vp design of Fig. 18 is larger than the 5-V current drive capability of our conventional enhancement n-MOS devices built with a 400-A gate oxide 2-pm technology. Hence, for large VDs-bias short-channel MOSFET, the JMOSFET saturation current limit is given by velocity saturation of the MOSFET inversion carriers, according to (2). In the high-Vp case, as shown in Fig. 18 , the ZDssat values are the same for both conventional and JMOSFET devices. In this case the operation of the drain JFET is in its linear region, and the device acts as a simple buried LDD. This has the effect of increasing the linear region ON resistance of the JMOSFET. Drain series resistance for this case~was extracted to be 10 kQ * pm in excess of the conventional transistor series resistance by using the measurement procedure of [67] , Based on measured sheet resistivity data for large geometry n-pinched resistors, one concludes that the n-buried LDD contribution to the series drain resistance does not account for such a large series resistance increase. We believe that a sizable contribution to this ON resistance of the high-Vp JMOSFET comes from the contact resistance of the Al(1-percent Si) metallization to the n+ drain diffused layer which is compensated by the high dose (2.2 X 1014 cm-*) pf JFET gate implant. Further improvements of this device structure are necessary to address several detrimental effects of including a shallow p+ implant into the drain n-region: first, the low breakdown voltage of the p+ substrate-n+ drain junction; second, increased ON resistance due to impurity compensation of the surface n-region; and third, the effect of the compensated p+ layer on the contact resistance of the metal to n+ region. These limitations can be overcome by more optimum design of the doping profiles in the drain region.
The 1050°C n-drive-in step results in a fairly deep njunction in the high-Vp case, = 0.7 pm according to the simulation results in Fig. 14 . Also, considerable diffusion of the channel implants for V , adjustment and punchthrough suppression occurs. Scaling suggests that the S/ D junction depths should be kept as shallow as technologically feasible. A JMOS device optimized for technol- The V, measurement used for Fig. 19 assumes that the threshold voltage is given by the linear region (V,, = 0.1 V) extrapolation of the ZDs-VGs curves at the maximum value of transconductance.
B. Substrate Current
In Fig. 20 the substrate current versus VGs characteristics of both a conventional and a low-Vp MOSFET (sam.e device as Fig. 16 ) are compared for devices with the same drawn W = 50 pm, L = 1.5 pm. The usual substrate current characteristics [68] are observed for the conventional MOSFET. Its bell-like shape indicatles that the substrate current is mostly due to holes gener,ated by impact ionization occurring as carriers traverse thle high field region under the gate in the drain end of the device. The JMOSFET substrate current is mostly independent of gate voltage; it is not triggered by channel current; and, it is more than two orders of magnitude lowex than the peak value of the conventional device. Except for the bias regime in which the conventional MOSFET is well into its linear mode of operation (VGs > VDs), i.e., the inversion layer extends from source to drain n+ regions and decreases the longitudinal field strength in the drain end of the channel, the JMOS ZsUB is less than tbe conventional MOSFET impact ionization substrate cunrent. Drain diodes built on the same chip with different ; . rea/ perimeter ratio confirmed that the JMOS substrate cui-rent shown in Fig. 20 is mostly p+-n+ sidewall diode leak,alge. This Zener-like drain-substrate leakage is fairly inde pendent of channel current, hence independent of polysiiicon gate length and MOSFET gate bias, and it scales with device width to a typical room temperature value of -' 300 pA/pm at VDsu, = 5 V. In JMOS designs with higher nand p+ doping densities, the Zener leakage under the /I ilme conditions can increase by orders of magnitude when runneling becomes important, to a typical maximum of e -' 500 nA/pm when both sides of the sidewall junction werl: degenerately doped. High sensitivity to p+ doping levels are expected for shallow n+(As)/p+(boron) junctions wit1 p+-doping levels above lo'* cm-3 [69]. This suggests th at an optimum JMOS design must pay careful attention l:~;) the p+ doping profile in particular, if substrate current is to be minimized.
C. Gate Current
Very sensitive gate current measurements were dsrre at the wafer level utilizing a floating-gate-induced drairl current relaxation technique demonstrated in [70] . Resolution below A was possible with this technique. Gate current comparisons presented herein are far devices built side by side on the same chip, since mall structural or doping variations can lead to invalid :omparisons. Fig. 21 compares the gate current measur:d as function of VGs for a conventional, and for the low-V, JMOSFET of Fig. 16 on the same chip. The former slows the characteristic bell-shaped peak that has been ettrributed to lucky channel hot electrons (CHE) [7] , [7 11, ' while the JMOSFET gate current is below the noise level i n the measuring apparatus. This extreme reduction of the gate current in the low-Vp JMOS device can be attribut 3d to the reduction of the internal drain voltage V, 011 the MOSFET due to the presence of the series JFET, even though the external V,, is 7 V in this measurement, on the same chip, which gives an indication of impact ionization reduction due to drain grading alone. The reduction of the JMOSFET gate current is clearly due to a reduction of VDi, in addition to junction grading. This is consistent with the I-V characteristics of Fig. 16 and the substrate current characteristics of Fig. 20 , which indicated that the JFET drain supported most of the drain bias and that impact ionization was negligible under the gate of the low-V, JMOSFET, respectively. 
D. Speed Performance
Ring oscillators with fan-in = fan-out = 1 were built to benchmark on the same chip the speed performance of the two JMOSFET device designs against conventional designs. The 21 inverter stages were of the n-channel enhancement/depletion (E/D) type. Depletion and enhancement-mode JMOSFET's were used in the JMOS inverter stages. All ring oscillators had the same drawn geometries: (12 pm/3 pm drivers, 8 pm/8 pm loads). Fig. 23 shows the oscillation period as a function of the supply voltage for two wafers. The speed performance of the lowVp design (dashed line) is much degraded as compared to the conventional device speed (0). This performance degradation is expected since the drive capability of the JMOS inverter stage is severely limited by the low-Vp drain JFET as shown in Fig. 16 .
The high-Vp JMOS ring oscillator had a speed (solid line) comparable to the conventional design on the same chip (0). The slight speed-up for this JMOSFET design is solely attributable to the smaller Le, of the transistors, (= 0.25 pm shorter), and it is within the wafer to wafer variation of the speed performance of the conventional devices. Usually in E/D circuits the average pull-up output current increases sublinearly with supply voltage. For this reason, the larger logic swing at larger supply voltages results in a slow down of the ring oscillator speed as V,, increases, as shown in Fig. 23 .
The introduction of the p+ region in the JMOSFET drain has the positive effect of reducing the gate to n+ drain feedback capacitance (CG,) at the expense of the increasing both drain to substrate junction capacitance (CDSuB) and gate to p+ overlap/fringing capacitance (CGSUB). mum effective MOSFET drain bias can be set by device design, independently of the maximum externally applied drain and gate bias that can be set at efFectively higher voltages. This property is advantageous in view of the pressing need for voltage reduction in conventional submicrometer MOSFET's brought on by blot-carrier effects. Second, the JMOSFET lightly doped drain region can be engineered without the usual reliability constraint imposed on conventional LDDFET's due to hot-carrier injection under the sidewall; reliable LDDFET's require Ns > 10l8 cm-3 in the n-region, while the buried n-region in the JMOSFET can be more lightly doped to meet the designer's choice for JFET Vp. Third, the advantages in channel longitudinal field reduction due to drain junction grading that are common to all LDD-like structures previously studied, are also present in the JMOSFET with the additional advantage of having the channel current driven away from the Si02 interface in the high-field drain region. All three features combined allow further minimization of charge injection, trapping, and instabilities associated with the gate oxide. Based on the proven correlation between gate and substrate currents and device reliability found in both conventional and LDD-like devices, we expect submicrometer JMCISFET's to have good endurance under hot-carrier stress.
Our implementations of the JMOSFET have pointed to areas that merit further improvement. First, the breakdown voltage of the sidewall n+-p+ junction at 6.5 V and the associated junction leakage seen at 5 V render the drain-to-substrate leakage unacceptable for dynamic circuit applications. The use of a phosphorus n' region selfaligned to the sidewall oxide or a slight ( +=. 0.2 pm) anisotropic silicon etch-back prior to arsenic n+ implant in order to grade or eliminate the n+-p+ sidewall junction are possible technology implementations that can overcome this shortcoming. Second, a symmetrical JMOS-FET suffers from a further effective transconductance decrease due to an increase in series source resistance (&) , since where g, and g, , , , are the JMOSFET and symmetrical JMOSFET effective transconductances, respectively. This likely means that an extra mask must be used to eliminate the p+ region on the source side. Third, process complexity and control are relevant issues in the comparison of the JMOSFET and more conventional designs. The presence of a self-aligned active device under the oxide spacer that controls the current drive of the JMOSFET makes oxide spacer process control even more: necessary. The addition of at least one extra masking step with worst case alignment tolerance of L,,,,/2 is one additional drawback of the JMOSFET in its asymmetric implementation.
VI. DISCUSSION VII. CONCLUSIONS The JMOS structures studied have demonstrated the
The JMOSFET, a modified LDD device structure has basic advantages of this device design. First, the maxi-been proposed, designed, modeled, and experimentally demonstrated. It provides designers with tradeoffs in pixformance somewhat different than LDD devices previously reported. The JMOS device can be optimized for a given technology choice of minimum effective chan le1 length, oxide thickness, and supply voltage. It overcon LI,:S some of the reliability problems of LDD devices with pt: ak doping densities below 1 X 10l8 cmP3 related to injection into the sidewall oxide. By keeping the longitudinal IIfield peak away from the Si02-Si interface, the JMC.?2-FET structure minimizes hot-carrier injection into the KCide-as made evident through gate and substrate currl:mt characteristics-and should minimize also the reliabil ii:y problems associated with that injection. The particuhr experimental devices described here show that the JM'IX can be designed to virtually eliminate gate current, a L a substantial cost in performance, or to moderately red1 (:e gate current at a minimal cost in performance, compa:lc:d to conventional devices. Our results suggest that wi1:h proper optimization of the drain JFET this new struct111:e can perform well in VLSI applications, while maintain:lng its hot-carrier-resistant properties in submicron 5-V SI..]>-ply circuits. Further work is needed, however, to dellonstrate quantitatively the trade-offs that exist in circ d t performance and reliability. As has been the case with a111 LDD-like structures, improved device reliability has be! c:n achieved at some expense in performance. However, .Ihe advantages of keeping 5-V operation in micron sized t , kvices can outweigh this performance loss.
